login sign up

GitHub - SpinalHDL/VexRiscv: A FPGA friendly 32 bit RISC-V CPU implementation

github.com
saved by
0 people
related read on
Can We Build Trustable Hardware? from the discussion